This work elucidates the way polymer gate dielectrics affect the accumulation and transport of charge carriers in the active layer of organic field-effect transistors ͑OFETs͒. Incorporating a poly͑vinyl alcohol͒ polymer interfacial film and another cross-linked poly͑4-vinyl phenol͒ layer as a double-layer gate dielectric causes the pentacene-based OFETs to exhibit effective n-channel conduction of a saturated, apparent pinch-off drain-source current with the electron mobility of ϳ0.012 cm 2 V −1 s −1 . The formation of an n channel in the pentacene layer is supported by the increased capacitance that is identified by the quasistatic capacitance-voltage measurements of devices with the metal-insulator-semiconductor configuration, biased at a positive gate voltage, in the n-type accumulation regime.
I. INTRODUCTION
The performance of pentacene-based organic field-effect transistors ͑OFETs͒ has been steadily improved at field-effect mobilities and on/off current ratios of 0.5-1 cm 2 V −1 s −1 and 10 6 -10 8 , respectively. [1] [2] [3] [4] [5] These values are comparable to those of amorphous silicon thin-film transistors. However, most of the OFETs that have been reported to date have a p channel but few have an n channel. 6, 7 OFETs with highelectron-affinity organic materials as active layers or lowwork-function metals as source-drain electrodes exhibit n-type characteristics under oxygen-free conditions. 1, [6] [7] [8] [9] [10] [11] Recently, Chua et al. stated that the trapping of electrons by the hydroxyl groups on the surface of SiO 2 gate dielectric layer affected the n-channel conduction of OFETs. 12 Most conjugated polymers yield n-type characteristics when a suitable hydroxyl-free polymer, such as a divinyltetramethylsiloxane-bis͑benzocyclobutene͒ derivative, is used as the gate dielectric. Accordingly, the properties of the interface between the gate dielectric and the organic active layer are critical to the transport and accumulation of positive or negative type of charge carriers.
Despite the detrimental effect of the n-channel conduction that has been proposed, Singh et al. observed the ambipolar characteristics of the pentacene-based OFETs that were fabricated on a poly͑vinyl alcohol͒ ͑PVA͒ gate dielectric. 13, 14 Notably, ͑i͒ pentacene is an organic semiconductor and is frequently used as an active layer for p-type OFETs, but it exhibits both p-and n-type characteristics herein. [15] [16] [17] ͑ii͒ PVA is a hydroxyl-group-rich polymer dielectric, which is considered to interfere with the conduction of electrons for n-type OFETs, as proposed by Chua et al. 12 Presumably, the hydroxyl or the polar groups on the PVA dielectric favor the formation of n-channel conduction in the pentacene active layer, and these groups have different functionalities from those on the SiO 2 gate dielectric. In this manuscript, a double-layer gate dielectric, incorporating a PVA ͑hydroxyl-group-rich͒ polymer interfacial film and a cross-linked poly͑4-vinyl phenol͒ ͑PVP͒ polymer layer, is developed for use in high-performance n-type OFETs. OFETs of pentacene as the active layer with the double-layer gate dielectric exhibited very clear n-type output characteristics. They carried a saturated, apparent pinch-off drain-source current with good electron mobility.
II. EXPERIMENT
The basic device configuration herein, presented in the inset in Fig. 1 , comprises a prepatterned indium-tin-oxide ͑ITO͒/glass ͑RITEK Corp., 15 ⍀ / ᮀ͒ gate electrode that is coated with a thin layer of poly͑3,4-ethylenedioxythiophene͒:polystyrenesulfonate ͑PEDOT:PSS, Bayer Corp. 4083͒, a double-layer gate dielectric ͑PVA/ cross-linked PVP͒, a pentacene active layer, and aluminum ͑Al͒ source-drain electrodes. The gate dielectric was prepared by spin coating ͑at 6000 rpm͒ the PVP ͑11 wt/ ml% ͒/poly͑melamine-co-formaldehyde͒ methylated ͑4 wt/ ml% ͒ in propylene glycol monomethyl ether acetate ͑PGMEA͒ solution 18 on a PEDOT:PSS/ITO/glass gate substrate. The substrate was baked at 120°C for 5 min and then at 200°C for 20 min to enable the formation of a crosslinked PVP dielectric layer. Subsequently, the PVA layer was cast on the surface of the PVP layer from 5 wt/ ml% PVA a͒ Author to whom correspondence should be addressed; electronic mail: guotf@mail.ncku.edu.tw aqueous solution at 6000 rpm. The substrate was again annealed at 65°C for 20 min in ambient and another 20 min inside a glove box to eliminate the residual solvent. The thicknesses of PVP and PVA dielectrics are about 270 and 190 nm, respectively, as determined by the capacitance measurement. The pentacene ͑800 Å͒ active layer and Al ͑600 Å͒ source-drain electrodes were deposited sequentially through a shadow mask on the PVA/cross-linked PVP dielectric/PEDOT:PSS/ITO-gate glass substrate inside the vacuum thermal evaporator ͑10 −6 torr͒. The channel length ͑L͒ and width ͑W͒ of the OFETs in this work are 100 and 1000 m, respectively. PVP ͑M w = 20 000͒, PVA ͑M w = 30 000-70 000, P8136͒, poly͑melamine-co-formaldehyde͒ methylated, PGMEA, and pentacene were purchased from Aldrich and used directly. The current-voltage measurements were made using an HP 4145B semiconductor analyzer. The capacitance-voltage measurements were made using an HP 4284A Precision LCR meter. All of these steps were implemented inside a nitrogen-filled glove box, except for the preparation of the PVA/cross-linked PVP dielectric and the PEDOT:PSS/ITO-gate glass substrate. Figure 1 plots the drain-source current versus voltage plots ͑I ds vs V ds ͒ of a pentacene-based OFET that was fabricated on a PVA/cross-linked PVP dielectric/PEDOT:PSS/ ITO-gate glass substrate. When the OFET was operated at a negative gate voltage ͑V g ͒ in the p-channel conduction regime, the I ds -V ds plot did not exhibit the output characteristics of a transistor but that of a diode. Although the pentacene-based OFETs of the Au source-drain electrodes exhibited both p-and n-channel conductions on a pure PVA dielectric/ITO-gate glass substrate, which were reported by Singh et al. and also observed in our lab ͑not shown here͒, the p-type output was indeed inhibited by the use of the double-layer PVA/cross-linked PVP gate dielectric and the Al source-drain electrodes in this work. Additionally, the I ds in the diodelike curve, plotted in the Fig. 1 , declines as V g is increased from 0 to − 100 V. This result can be interpreted as indicating that the electron flow, but not the hole flow, contributes substantially to the current. The field-induced positive charge carriers compensated for the conducting electrons as V g was increased. However, at the current stage, it is still unclear to comment on the mechanisms resulting in the loss of the p-type output characteristics for pentacene-based OFETs of Al source-drain electrodes that were fabricated on a double-layer PVA/cross-linked PVP gate dielectric. We noticed that when only a pure PVA layer was used as the gate dielectric, the leakage current from the ITO-gate electrode was usually at the level around 10 −6 -10 −7 A and was comparable to I ds . The gate leakage current ͑I g ͒ has to be carefully considered on the influence of the I ds -V ds measurement for OFETs that were fabricated on a pure PVA dielectric/ ITO-gate glass substrate. Figure 2 plots the quasistatic capacitance ͑C͒ versus the gate voltage ͑V g ͒ of the device with the metal-insulatorsemiconductor ͑MIS͒ configuration. The inset in Fig. 2 schematically depicts the MIS structure, in which pentacene is deposited onto the double-layer PVA/cross-linked PVP dielectric/PEDOT:PSS/ITO glass substrate and covered by the Al electrode. The C in the C-V g plot increases slightly at first to a flat line, when the V g is biased at a negative voltage from 0 to − 20 V. The slight increase in C that was measured at the low frequency shows the partial accumulation of the charge carriers in the pentacene layer, but those charge carriers did not suffice to "open" a p-type channel for conduction. The C-V g measurements correspond to the disappearance of the transistorlike output characteristics of OFETs, biased at a negative V g in a p-type accumulation regime.
III. RESULTS AND DISCUSSION
However, the I ds -V ds plot displays the nice output characteristics of a transistor, as shown in Fig. 3 , when the OFET device was operated at a positive V g , in an n-type accumulation regime. The n-type transistor operates with a saturated, apparent pinch-off drain-source current I ds that is close to 1.65ϫ 10 −6 A at a V g of +100 V. In addition, no apparent hysteresis was seen in the I ds -V ds measurement. The I ds -V ds features presented in Fig. 3 are seldom observed in n-type 
where C i ͑7.5 nF cm −2 ͒ is the capacitance ͑measured at 1 MHz͒ per unit area of the double-layer PVA/cross-linked PVP dielectric. V ds did not influence the gate leakage current ͑I g ͒ around 10 −9 A, which is much less than I ds .
The formation of an n channel in the pentacene active layer is supported by C-V g measurement. In the right part of Fig. 2 , C increased with V g from 0 to 20 V, which in fact probably suggests that the accumulation of electrons at the pentacene active layer is favorable when V g is in the positive voltage regime.
The energy barrier to the injection of electrons through the Al electrode to the pentacene layer is high, ϳ1.1 eV. Many attempts have been made to replace the Al sourcedrain electrodes with Ca or Au. I ds -V ds measurements reveal that devices with Au electrode have poor n-type output characteristics, because the work function of Au is higher than that of Al. Interestingly, devices made of Ca ͑a low work function metal͒ source-drain electrodes exhibit no n-type I ds -V ds characteristics. 13 Al is found in our study to be a better source-drain electrode than Au or Ca for the fabrication of n-type pentacene-based OFETs. Perhaps, the injection of electrons is retarded by the interfacial reaction between the Ca and pentacene, in which the damaged interface increases the barrier height for the injection of electrons.
Chua et al. claimed that the hydroxyl groups on the surface of an SiO 2 gate dielectric layer interfere with electron transport in pentacene. 12 Indeed, observing the n-channel characteristics of typical pentacene-based OFETs fabricated with SiO 2 as the gate dielectric is difficult. This problem was solved herein by casting a thin PVA layer onto the SiO 2 dielectric as a buffer medium. Figure 5 plots the output characteristics of the pentacene-based OFETs that were fabricated on the PVA/ SiO 2 ͑300 nm͒ / n + -Si substrate with Al as the source-drain electrodes. Although the I ds -V ds output plots are not as good as those in Fig. 3 , the OFET exhibits n-channel characteristics at positive V g , when an additional PVA layer is placed on the surface of the SiO 2 dielectric. The surface morphology of the pentacene layer on the PVA dielectric was characterized by an atomic force microscope, in which the topographical images were similar to the results that had been reported by Singh et al. 13 The small pentacene crystallines that were observed on PVA dielectric imply a strong interaction at the interface between the pentacene and PVA dielectric during the deposition of the pentacene active layer. The hydroxyl or the polar groups on the PVA polymer chain effectively constitute an appropriate and unique medium to stabilize the field-induced and accumulated negative charge carriers close to the contact interface at the pentacene active layer under an electrical bias, where the functionalities differ from those on the SiO 2 surface as indicated by Chua et al. The interfacial interaction in the contact interface at pentacene/PVA dielectric is probably the most critical factor in determining the formation of an effective n-type channel in pentacene-based OFETs. 
IV. CONCLUSIONS
In summary, this study demonstrated the important functionalities of polymer gate dielectrics and their effect on the output performance of OFETs. Incorporating a double-layer PVA/cross-linked PVP gate dielectric causes pentacenebased OFETs to exhibit characteristics of n-channel conduction, carrying a saturated, apparent pinch-off drain-source current, a good electron mobility, and a small gate leakage current. The electron mobility extracted from the saturation region is 0.012 cm 2 V −1 s −1 , whose value can be increased when the pentacene layer is optimally deposited. The polymer dielectric that was directly attached to the pentacene layer governed the transport and accumulation of charge carriers. The mechanisms by which PVA facilitates the formation of the n channel in the pentacene active layer biased in the accumulation, positive V g regime are currently being conducted.
